Bandwidth Engine® MSR576
Schematic Design Guidelines

Application Note AN-606
Version 0.1, June 2012
MoSys, Inc.

Introduction

The MSR576 device belongs to the Bandwidth Engine family of products. It is a memory dominated device with ALUs and low-latency, high-bandwidth SerDes interfaces. Using MoSys’ 1T-SRAM® embedded memory technology, the Bandwidth Engine IC achieves higher speed than DRAM along with higher density and better reliability than SRAM. It offers higher bandwidth and lower pin count than parallel memory interfaces by means of the GigaChip™ Interface (GCI). The GigaChip Interface is an open, CEI-11G compatible serial protocol, optimized for high-bandwidth chip-to-chip communications. The Bandwidth Engine IC includes ALUs that can perform operations on data within the chip, such as incrementing a counter. This feature reduces the latency and bandwidth requirements for macro operations.

This application note provides schematic design guidelines for using the MoSys® Bandwidth Engine MSR576 device assuming a generic FPGA host as shown in Figure 1. It also shows the MSR576 graphical schematic symbol. MSR576 device usage in ASIC/NPU environments is similar and can be easily derived from the FPGA example given in this document. For the purpose of this document, the FPGA is also known as host controller.

This document contains the following sections:
- GCI Port Configurations on page 2
- Reference Clock on page 4
- SPI and JTAG Ports on page 6
- Initial Board Bring-up and Debug Signals on page 6
- Miscellaneous Signals on page 7
- Die Temperature Monitoring on page 10
- Power Supply on page 11
- Heatsink Guidelines on page 13
- Schematic Symbol on page 14
- References on page 16

This document should be used in conjunction with AN-603 Bandwidth Engine MSR576 Board Design Guidelines [2] which addresses signal integrity and power integrity issues.
Figure 1  Suggested interface scheme for using MSR576 device with an FPGA

1. See RESET# Signal section for more information
2. See JTAG Port section for more information
3. See EVENT Pin section for more information

The following sections detail the PCB design requirements of different I/O groups on MSR576 device.

**GCI Ports**

The MSR576 device supports up to two GCI ports – A and B. Each GCI port has up to 8 RX lanes and 8 TX lanes. Thus there are up to 16 differential pairs in a GCI port. GCI Port A RX pairs are labeled as CMDARX while the TX differential pairs are labeled as QATX. Similarly, GCI Port B signals are labeled as CMDBRX and QBTX for the RX and TX pairs respectively. The GCI port differential pairs are compatible with CEI 11G SR I/O standard. The I/Os support only short reach point to point connections.

**GCI Port Configurations**

The MSR576 device can work with only GCI port A if 8 or less number of lanes is required. Please refer to the Selection Guide in the Bandwidth Engine MSR576 datasheet [1] for the actual lane configurations that are available. Unused differential
pairs in GCI port A and Port B can be left unconnected. All lane configurations have GCI port A and some also have GCI port B. When using both GCI ports, both ports will have the same number of RX lanes and both ports will also have the same number of TX lanes.

**Lane Reordering**

To provide flexibility in routing the SerDes signals of a GigaChip™ Interface link, the GCI specification has an option to logically reorder the lanes. During training, the transmitter sends each lane’s logical lane identifier on the lane. The lane identifiers control multiplexers in the receiver that steer each physical lane to the desired logical lane. The MSR576 device implements a full crossbar in each GCI port, which allows any permutation of the lanes in the host-to-MSR576 link. If the system requires reordering on the lanes from the MSR576 device to the host device, the necessary multiplexers must be designed into the host’s receiver. For more information about lane reordering, see Section 3.4, “Lane Reordering,” in the GigaChip Interface Specification [4].

The example in Figure 2 shows the complete reversal of the lanes from the FPGA to MSR576 device.

![Figure 2 CMDARX lanes reordering in MSR576 device](image)

**SERDES Interface**

MoSys recommends connecting the SERDES interface of the MSR576 device and host controller in the partially AC coupled configuration shown in Figure 3. The
MSR576 RX lanes do not require external AC coupling capacitors because they are internally AC coupled.

As required by the GCI Specification, the PCS layer can detect polarity reversal for each lane and correct for the reversal.

**Spare Differential Pairs**

Each GCI port has 2 spare RX and 2 spare TX lanes reserved for future use. These spare lanes can be left open. Alternatively, the spare lanes can be routed as regular differential pairs to the host controller for future versions of BE.

**SERDES Bias Signals**

MSR576 SERDES requires external bias resistors separately for each GCI port across RBIAS_xP/xN pins as shown in Figure 1. These RBIAS resistors require a value of $1 \, \text{k}\Omega$ with 1% tolerance and they should be placed directly under the BGA footprint. Please refer to the Bandwidth Engine MSR576 Board Design Guidelines application note [2] for the RBIAS resistor layout details.

**Reference Clock**

MSR576 device uses the common reference clock scheme. The clock for MSR576 device and the host controller must be derived from the same source. Figure 4 shows a recommended reference clock circuit for the MSR576 device. The SI534 clock chip is available from Silicon Labs.
Figure 4  Recommended Reference clock circuit for MSR576 device

The MSR576 reference clock inputs can be directly driven by any LVDS fanout buffer as long as it meets the jitter and rise time requirements. Please refer to the Bandwidth Engine MSR576 datasheet [1] for the actual jitter and rise time specifications. Further, the maximum output common mode voltage of LVDS fanout buffer must be less than 1.3V. AC coupling capacitors should be used at the MSR576 reference inputs if the output common mode voltage of the LVDS fanout buffer is higher than 1.3V.

Table 1 lists the possible MSR576 data rates with four example reference clock frequencies.

Table 1  MSR576 REFCLK frequency and multiplier examples

<table>
<thead>
<tr>
<th>Multiplier</th>
<th>Data Rate (Gbps)</th>
<th>Multiplier</th>
<th>Data Rate (Gbps)</th>
<th>Multiplier</th>
<th>Data Rate (Gbps)</th>
<th>Multiplier</th>
<th>Data Rate (Gbps)</th>
</tr>
</thead>
<tbody>
<tr>
<td>REFCLOCK = 100 MHz</td>
<td>REFCLOCK = 125 MHz</td>
<td>REFCLOCK = 156.25 MHz</td>
<td>REFCLOCK = 312.5 MHz</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CLKDIVIDE = Low</td>
<td>CLKDIVIDE = Low</td>
<td>CLKDIVIDE = Low</td>
<td>CLKDIVIDE = High</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42</td>
<td>8.40</td>
<td>34</td>
<td>8.50</td>
<td>27</td>
<td>8.44</td>
<td>27</td>
<td>8.44</td>
</tr>
<tr>
<td>43</td>
<td>8.60</td>
<td>35</td>
<td>8.75</td>
<td>28</td>
<td>8.75</td>
<td>28</td>
<td>8.75</td>
</tr>
<tr>
<td>44</td>
<td>8.80</td>
<td>36</td>
<td>9.00</td>
<td>29</td>
<td>9.06</td>
<td>29</td>
<td>9.06</td>
</tr>
<tr>
<td>45</td>
<td>9.00</td>
<td>37</td>
<td>9.25</td>
<td>30</td>
<td>9.38</td>
<td>30</td>
<td>9.38</td>
</tr>
<tr>
<td>46</td>
<td>9.20</td>
<td>38</td>
<td>9.50</td>
<td>31</td>
<td>9.69</td>
<td>31</td>
<td>9.69</td>
</tr>
<tr>
<td>47</td>
<td>9.40</td>
<td>39</td>
<td>9.75</td>
<td>32</td>
<td>10.00</td>
<td>32</td>
<td>10.00</td>
</tr>
<tr>
<td>48</td>
<td>9.60</td>
<td>40</td>
<td>10.00</td>
<td>33</td>
<td>10.31</td>
<td>33</td>
<td>10.31</td>
</tr>
<tr>
<td>49</td>
<td>9.80</td>
<td>41</td>
<td>10.25</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>50</td>
<td>10.00</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>51</td>
<td>10.20</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
SPI and JTAG Ports

SPI Port

The MSR576 SPI port is required for chip configuration and status monitoring. It can be directly connected to the FPGA or control/management plane processor with 1.5V LVCMOS compatible IOs. For debug purposes, we recommend to connect SPI signals to a 2 x 4 or 1x6 header as shown in Figure 1. The recommended USB to SPI host adapter is the Total Phase Cheetah. Zero ohm resistor jumpers in series with SPI signals (Figure 1) are for isolating SPI port from the FPGA during debug. A level translator circuit (SN74AVC4T774 or equivalent) must be used if the MSR576 SPI signals are connected to 3.3V LVCMOS IOs.

JTAG Port

The JTAG port is not normally required for MSR576 device bring up or debug. Hence, the main application for the JTAG port is boundary scan. Table 2 lists the JTAG functions needed for boundary scan. If the JTAG port is not used TRST# and TCK pins must be pulled down using 1K resistors as shown in Figure 1.

<table>
<thead>
<tr>
<th>Pin</th>
<th>JTAG Function</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>TCK</td>
<td>Clock</td>
<td>Must be held Low if boundary scan not used.</td>
</tr>
<tr>
<td>TMS</td>
<td>Mode Select</td>
<td>May be left unconnected if JTAG not used</td>
</tr>
<tr>
<td>TRST#</td>
<td>Reset</td>
<td>Must be held Low except during JTAG operations</td>
</tr>
<tr>
<td>TDI</td>
<td>Data In</td>
<td>May be left unconnected if JTAG not used</td>
</tr>
<tr>
<td>TDO</td>
<td>Data Out</td>
<td>May be left unconnected if JTAG not used</td>
</tr>
</tbody>
</table>

Initial Board Bring-up and Debug Signals

We recommend using the following signals on the board for MSR576 device bring up and debug purposes,

VDD_KELVIN/VSS_KELVIN

VDD_KELVIN / VSS_KELVIN pins can be used to monitor on-die VDD power supply DC levels and AC noise. These pins can be connected to two test points (separated by 100 mils) on the PCB which can be probed differentially either using a real time scope (AC measurement) or a voltmeter (DC measurement). Note that the VDD_KELVIN / VSS_KELVIN pins are not shown in Figure 1.
AMON

There are two AMON pins (AMON_0 and AMON_1) on the MSR576 device corresponding to the two GCI ports that monitor internal analog voltages. These AMON pins can be helpful for debugging the SERDES and can be connected to test points on the PCB. Note that the AMON signals are not shown in Figure 1.

DMON

There are two DMON differential pairs (DMON_0P/N and DMON_1P/N) on the MSR576 device corresponding to the two GCI ports. They are used to monitor internal SerDes related high-speed signals and they can be connected to SMA connectors. Note that the DMON signals are not shown in Figure 1.

Miscellaneous Signals

The miscellaneous signals in MSR576 device can be classified in two groups: Initialization and status monitors. The board design requirements for these two signal groups are described below.

Initialization Signals

The MSR576 initialization signals are RESET#, CONFIG#, and CLKDIVIDE.

RESET#

There are three options for connecting the MSR576 RESET# input pin depending on the FPGA driver type. Table 3 below describes all three options and Figure 1 shows option #1:

1. If the pin is driven from a 3.3V LVCMOS driver it can be connected to the FPGA as shown in Figure 1. Both resistor R10 and R9 are required.
2. If the pin is driven from a 1.5V LVCMOS driver R10 is not needed and it is recommended that a series resistor (R9) of zero ohms be used so the MSR576 RESET# pin can be isolated from the FPGA for debug.
3. If the pin is driven by an open drain driver it must be pulled to 1.5V supply with a resistor of value 1kΩ or less. It is recommended that a series resistor (R9) of zero ohms be used so the MSR576 RESET# pin can be isolated from the FPGA for debug.

Table 3  RESET pin connection options

<table>
<thead>
<tr>
<th>Option</th>
<th>FPGA Driver</th>
<th>R10</th>
<th>R9</th>
<th>Rpu (pull-up)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>3.3V LVCMOS</td>
<td>1k ohm</td>
<td>1.2k ohm</td>
<td>N/A</td>
</tr>
<tr>
<td>2</td>
<td>1.5V LVCMOS</td>
<td>N/A</td>
<td>0 ohm</td>
<td>N/A</td>
</tr>
<tr>
<td>3</td>
<td>Open Drain</td>
<td>N/A</td>
<td>0 ohm</td>
<td>1k ohm maximum</td>
</tr>
</tbody>
</table>

For MSR576 device bring up and debug purposes, it is recommended to connect the RESET# pin to a header as shown in Figure 1. This will be helpful to reset the MSR576 device independent of the FPGA. Please consult the Bandwidth Engine MSR576 datasheet [1] and the Bandwidth Engine MSR576 Power-up and Reset AN-604 [3] for the requirements on reset duration, rise and fall times.
In addition to the above hardware RESET, it is also recommended to reset the MSR576 device when any of its supply voltage falls below – 5% of the nominal voltage. Further, the MSR576 reset input should be held in the asserted state until all the power supplies ramp above 5% of their nominal levels. A reset monitor circuit can be used for this purpose.

**CONFIG# and CLKDIVIDE**

During reset, the CONFIG# pin when asserted provides a method to use the SPI port to override the default configuration of MSR576 device (such as setting up the PLL clock multiplier). A Low value causes the PLL initialization to be held off until the CONFIG_DONE bit in register rstgen_rst is set via the SPI port. A High signal causes the default values for all registers to be loaded and the PLL initialization to proceed automatically upon de-assertion of RESET#.

Asserting the CLKDIVIDE pin during reset causes external reference clock frequency to be divided by 2 (for example, a 312.5 MHz external REFCLK becomes an internal 156.25 MHz REFCLK). A Low value causes the divide circuit to be bypassed. Normally, the CLKDIVIDE pin is held Low for reference clock frequencies lower than 200 MHz and it is held High for frequencies above 200 MHz. See erratum #56 of the Bandwidth Engine MSR576 Errata List [5] for a possible CLKDIVIDE issue.

It is recommended to use both pull up (R3/R5) and pull down resistors (R4/R6) for the CONFIG# and CLKDIVIDE pins on the board as shown in Figure 1. The pull up or pull down resistors can be stuffed appropriately per the desired reset configuration. Alternatively, use of jumpers on the board as shown in Figure 5 can add more flexibility and ease for the MSR576 reset configuration.

**Figure 5 MSR576 reset configuration using 2 jumpers on the board**

Status Monitor Signals

There are 3 status output pins on MSR576 device namely READY#, EVENTA# and EVENTB#.

**READY#**

The READY# output is asserted Low to indicate the device has completed configuration and the internal PLL has locked. Lane training begins automatically. When training is complete the device is ready to receive commands over the.
CMDARX and CMDBRX interfaces. READY# signal is very useful for MSR576 device bring-up and debug. It is recommended to use a LED for the READY# pin for visual status of the MSR576 device. The READY# pin requires an external LED driver as it supports only 1.5V LVCMOS IO. A Reference LED driver circuit using a Micrel MIC94051 MOSFET is shown in Figure 6. The READY# output of MSR576 has an active pull-up per erratum #36 of the Bandwidth Engine MSR576 Errata List [5]. On BE-2 the READY# output will be open-drain.

**Figure 6 Reference LED driver circuit for monitoring READY# pin status**

![Reference LED driver circuit for monitoring READY# pin status](image)

**EVENTA# and EVENTB#**

EVENTA# and EVENTB# pins are used to indicate an error on CMDARX and CMDBRX interfaces respectively. Asserts Low to indicate an event has been posted to a Status Register. It is recommended that the EVENT# pins be routed as short a trace as possible back to the controller. This is to minimize timing delays from EVENT# to the host controller recognizing EVENT#. See the Bandwidth Engine MSR576 Board Design Guidelines AN-603 [2] for further board routing recommendations.

The board configuration shown in Figure 7 can be used for either MSR576 device (BE-1) or BE-2 devices. MSR576 device EVENT# outputs have active pull-ups per erratum #36 of the Bandwidth Engine MSR576 Errata List [5] and do not need resistors R1 or R2. BE-2 EVENT# outputs are open drain and need a pull-up resistor to VDDHV. Table 4 shows which resistors to populate for each configuration.
Figure 7  EVENT# pin connections

![Diagram of EVENT# pin connections]

Table 4  Event pin connection options

<table>
<thead>
<tr>
<th>BE Device</th>
<th>Number of GCI Ports</th>
<th>FPGA Connection</th>
<th>Populate These Resistors</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSR576 (BE-1)</td>
<td>1</td>
<td>One input pin</td>
<td>none</td>
</tr>
<tr>
<td>MSR576 (BE-1)</td>
<td>2</td>
<td>Two input pins</td>
<td>R4</td>
</tr>
<tr>
<td>BE-2</td>
<td>1</td>
<td>One input pin</td>
<td>R1</td>
</tr>
<tr>
<td>BE-2</td>
<td>2</td>
<td>One input pin. Wire-OR configuration</td>
<td>R1, R3</td>
</tr>
<tr>
<td>BE-2</td>
<td>2</td>
<td>Two input pins</td>
<td>R1, R2, R4</td>
</tr>
</tbody>
</table>

Die Temperature Monitoring

It is critical to maintain the MSR576 device die temperature below 95°C for proper device operation. In order to monitor die temperature, the MSR576 device provides a thermal diode interface which can be connected to a temperature monitor circuit as shown in Figure 8. The Maxim MAX 6627 device has a built in ADC through which digital equivalent of on-die temperature can be read via the SPI interface. Note that the MSR576 thermal diode interface pins (TEMPDIODEP/N) can be left open if the temperature monitor is not used.
**Power Supply**

Figure 9 shows the recommended power supply scheme for MSR576 device. As shown, digital VSS and SERDES VSS (VSS_SDS) can be merged on the board as 1 VSS supply. We recommend using a linear Low Drop Out (LDO) voltage regulator for the SERDES 1.1V supply. Further, SERDES power supply domains should be filtered using ferrite beads unless a dedicated voltage regulator is used (which is the case for the 1.1V supply shown in Figure 9). See AN-603 for power routing guidelines.
Ferrite Bead Selection

Important factors for selecting ferrite beads are current capacity, DC resistance and AC impedance. The AC impedance is usually specified at 100 MHz. The Ferrite beads that have higher AC impedance tend to have higher DC resistance as well. This DC resistance can cause excessive IR drop leading to the device failure. The following equation can be used to calculate required DC resistance of the ferrite bead ($R_{fb}$)

$$Ferrite \ Bead \ Resistance < \frac{0.03 \times V_{nom}}{I}$$  \hspace{1cm} (1)

Where $V_{nom}$ is the nominal voltage of the power supply and $I$ is the DC current consumed by the MSR576 device. In the equation 1, it is assumed that the power supply provides nominal voltage and the voltage drop across the board is less than 2%.

Although ferrite beads with high AC impedance may seem better for noise suppression, it may cause power supply network to resonate. A recommended ferrite bead for filtering the VDD_SDS and VDDHV_SDS domains is given in table below,

Table 5 Recommended ferrite bead

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Manufacturer Part number</td>
<td>BLM18KG300TN1D</td>
</tr>
<tr>
<td>Manufacturer</td>
<td>Murata (<a href="http://www.murata.com">www.murata.com</a>)</td>
</tr>
<tr>
<td>Current rating</td>
<td>5A</td>
</tr>
<tr>
<td>DC Resistance</td>
<td>10 m$\Omega$</td>
</tr>
<tr>
<td>AC resistance</td>
<td>30 $\Omega$ @ 100 MHz</td>
</tr>
<tr>
<td>Body size</td>
<td>0603</td>
</tr>
</tbody>
</table>

MSR576 Current Requirements

The current consumption on the MSR576 device depends on the data rate and number of lanes. See the Bandwidth Engine MRS576 datasheet [1] for the power supply current requirements.

Decoupling Requirements

Decoupling capacitors are required on the board to meet the power supply noise specifications. There are two methodologies to estimate decoupling capacitor requirements on the board. The simplest approach is to add a high frequency decoupling capacitor (typically 0.1 uF) per power supply pin. These high frequency decoupling capacitors are required to be placed under the MSR576 BGA footprint for maximal effectiveness. Please refer to Bandwidth Engine MSR576 Board Design Guidelines [2] for further details on the placement of high frequency decoupling capacitors.
In addition to high frequency decoupling capacitors, bulk decoupling capacitors are required for low frequency decoupling. Typically, a network of capacitors in parallel of values ranging from 1 uF to 470 uF forms an effective bulk decoupling solution.

Although the approach described above is simple to implement, it may lead to using more capacitors than required. The second method to derive the on-board decoupling requirements is to use the target impedance method which optimizes the number of capacitors required. In this method, an impedance target is defined separately for each power supply domain. The impedance target is met by adding appropriate number of capacitors typically using EM simulators such as Power-SI or SIWAVE. Please refer to Bandwidth Engine MSR576 Board Design Guidelines AN-603 [2] for the target impedance specification for MSR576 power domains.

**Heatsink Guidelines**

A heatsink is recommended for the MSR576 device which comes in a lidless flip-chip BGA package. The selected heatsink and thermal interface material (TIM) need to ensure that the maximum operating case temperature as specified in the MSR576 datasheet is not exceeded. The TIM is required to be used with the selected heatsink and must be applied directly to the backside of the die before the heatsink is attached. The heatsink type and TIM need to ensure that the heatsink can be removed in case the device is returned to MoSys.

**Thermal Interface Material (TIM)**

The selected TIM needs to allow stress relief between the heatsink and the back side of the MSR576 die. Thermal pads, greases, pastes, and liquids are allowed. Curing epoxy is not allowed because any mechanical stress applied to the heatsink would be directly passed on to the MSR576 die bumps and package balls. Table 6 contains a list of acceptable TIMs.

**Table 6 Best practice thermal interface materials**

<table>
<thead>
<tr>
<th>Type</th>
<th>Vendor</th>
<th>Product</th>
<th>Conductivity</th>
<th>Format</th>
</tr>
</thead>
<tbody>
<tr>
<td>Phase change</td>
<td>Chomerics</td>
<td>T777</td>
<td>3.5 W/m°K</td>
<td>Pad</td>
</tr>
<tr>
<td>Phase change</td>
<td>Laird Technologies</td>
<td>Tpcm 780</td>
<td>5.5 W/m°K</td>
<td>Pad</td>
</tr>
<tr>
<td>Phase change</td>
<td>Laird Technologies</td>
<td>Tpcm 780SP</td>
<td>5.5 W/m°K</td>
<td>Liquid</td>
</tr>
<tr>
<td>Phase change</td>
<td>Laird Technologies</td>
<td>Tpcm 580</td>
<td>3.8 W/m°K</td>
<td>Pad</td>
</tr>
<tr>
<td>Thermal grease</td>
<td>Laird Technologies</td>
<td>Tgrease 980</td>
<td>3.8 W/m°K</td>
<td>Grease</td>
</tr>
<tr>
<td>Thermal grease</td>
<td>Laird Technologies</td>
<td>Tgrease 880</td>
<td>3.1 W/m°K</td>
<td>Grease</td>
</tr>
<tr>
<td>Thermal grease</td>
<td>Laird Technologies</td>
<td>Tgrease 2500</td>
<td>3.8 W/m°K</td>
<td>Paste</td>
</tr>
</tbody>
</table>

**Heatsink Attachment Methods**

Bolting the heatsink to the printed circuit board is highly recommended. This technique allows maximum stress relief from mechanical shock because any shock to the heatsink is transferred directly to the PC board and not to the MSR576 die/package. Alpha Novatech and Cool Innovations are two vendors that offer heatsinks that bolt to the board and are compatible with MSR576 and BE-2 devices.
Heatsinks that clip-on the device are acceptable but do not offer as much stress relief as a bolt to the board design. Malico and Cooliance are two of the vendors that offer heatsinks that clip to BGA packages and are compatible with MSR576 and BE-2 devices.

**Downward Pressure on MSR576**

When downward (Z axis) pressure is applied to the MSR576 both the device and the board must be supported to prevent any flexing or bowing.

Up to 14.5kg is allowed in the Z axis for short duration pressure like heatsink mounting or electrical test.

Up to 5kg is allowed in the Z axis for long term static pressure like pressure from a heatsink clip or from a heatsink bolted to the board.

**Heatsink Removal**

The selected heatsink and TIM need to allow for heatsink removal without damaging the MSR576 device. MoSys will not accept MSR576 devices returned with a heatsink still attached.

**Schematic Symbol**

MoSys provides schematic symbol (Figure 10) of the MSR576 device that can be used in customer board schematics. The schematic symbol is available in the industry standard ORCAD format as well as in other formats. Please contact MoSys Applications to get the MSR576 schematic symbol with the format required. Use of the MoSys provided schematic symbol is recommended as it has been verified and validated.
Figure 10 MSR576 Schematic Symbol
References

Version History

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>June 2012</td>
<td>0.1</td>
<td>Initial release</td>
</tr>
</tbody>
</table>

The information provided in this document is subject to change without notice. MoSys, Inc. makes no warranties either express or implied with regard to the accuracy or completeness of the information contained herein.

1T-SRAM, Bandwidth Engine, and MoSys are registered trademarks of MoSys, Inc. in the U.S. and/or other countries. GigaChip, the GigaChip logo, and the MoSys logo are trademarks of MoSys, Inc. All other marks mentioned herein are the property of their respective owners.

Copyright © 2012 MoSys, Inc. All rights reserved.