PERASO WIRELESS UNLEASHED™

Peraso Quazar QPR (Quad Partition Rate) and Blazar (Bandwidth Engine) Serial High-Speed Memory ICs Product Brief

SERIAL ACCELERATOR ENGINE IC INTRODUCTION

Peraso is the leader in high speed serial memory. The Quazar & Blazar family of high access rate, high capacity serial memory ICs solve critical memory access bottlenecks in data processing and compute applications. Designers often need to extend their onchip SRAM and use these devices for any FPGA/ASIC designs that require external memory support from 50Gbs to over 400Gbs per device.

Two Device Families:
- **Quazar (QPR: Quad Partition Rate)** – fast SRAM functionality, ideal for QDR replacement
- **Blazar (BE: Bandwidth Engine)**: same as Quazar but adds Burst for high-speed Reads & Writes, and on-chip ALU for Read-Modify-Write (RMW) functionality

KEY FEATURES
- High Bandwidth (Up to 400Gbs)
- Up to 6B transactions/second single device
- High access rate SRAM memory (2.7ns tRC)
- 576Mb/1.1Gb capacity single package (8x QDR)
- Highly efficient command and data protocol (optimized for memory transactions)
- Serial interface (10-25Gbps SerDes)
- 4-16 SerDes lanes to FPGA (vs. 100’s of GPIOs)
- Internal RMW Macro functions for statistics, metering, filtering, atomics operations
- Interoperable with Achronix, Intel, Xilinx FPGAs
- Memory controller provided

PRODUCT OPTIONS:

**Quazar (QPR) - Serial Memory IC: (QDR SRAM Replacement):**
- Serial memory with high access Read/Write commands
- Benefits: High Bandwidth / fewer pins, removes memory access bottlenecks, 3-6B transactions per second, high performance, small package size
- Applications: Fast Buffers (Video, Oversubscription...), Table Lookup (Security, Queue, Search)

**Blazar (BE) Accelerator Engine IC: (Intelligent Memory)** – Same as Quazar but adds on-chip functions:
- Supports Burst accesses of 2 to 8 words
- Adds ALU for RMW commands
- Benefits: 4-8x reduction in RMW transactions, lower complexity for host integrated statistics, metering
- Applications: Statistics, Security (Packet, data, state), Metering (Dual Leaky bucket)

BENEFITS: SERIAL vs PARALLEL MEMORY
- Leverages FPGA SerDes
- Dramatically saves GPIOs
- Board Space Savings
- Superior Signal Integrity
- Part Placement Flexibility
- Lower Power
- Saves Design Time

Blazar/Quazar Accelerators

Peraso SRAM Memory Capacity
- QPR4/BE2 576Mb
- QPR8/BE3 1.1Gb

FPGA Devices
- Achronix
- Intel
- Xilinx

ASIC Devices
- With Serdes Interface
# BLAZAR & QUAZAR PRODUCT OPTIONS

<table>
<thead>
<tr>
<th>In-Memory</th>
<th>Part Number</th>
<th>Description</th>
<th>Package</th>
<th>Interface</th>
<th>BW Max. (Bps)</th>
<th>Access Rate</th>
<th>In-Memory Functions</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>Pkg Size</td>
<td>Lanes</td>
<td>Rate per Lane (Gbps)</td>
<td>Memory</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>mm</td>
<td></td>
<td></td>
<td>Size</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Billion Transactions per second</td>
<td>RW</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Data Movement</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BURST for Compute</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>and Decision</td>
<td></td>
</tr>
<tr>
<td></td>
<td>MSQ220</td>
<td>QPR4 (Quad Partition Rate)</td>
<td>FCBGA 19x19</td>
<td>16</td>
<td>✓ ✓ ✓ ✓</td>
<td>320</td>
<td>3.2</td>
</tr>
<tr>
<td></td>
<td>MSQ230</td>
<td>QPR8 (Quad Partition Rate)</td>
<td>FCBGA 27x27</td>
<td>16</td>
<td>✓ ✓ ✓ ✓</td>
<td>640</td>
<td>2.7</td>
</tr>
<tr>
<td></td>
<td>MRS62</td>
<td>Bandwidth Engine 2 Burst</td>
<td>FCBGA 19x19</td>
<td>16</td>
<td>✓ ✓ ✓ ✓</td>
<td>320</td>
<td>3.2</td>
</tr>
<tr>
<td></td>
<td>MRS630</td>
<td>Bandwidth Engine 3 Burst</td>
<td>FCBGA 27x27</td>
<td>16</td>
<td>✓ ✓ ✓ ✓</td>
<td>640</td>
<td>2.7</td>
</tr>
<tr>
<td></td>
<td>MRS820</td>
<td>Bandwidth Engine 2 RMW</td>
<td>FCBGA 19x19</td>
<td>16</td>
<td>✓ ✓ ✓ ✓</td>
<td>320</td>
<td>3.2</td>
</tr>
<tr>
<td></td>
<td>MRS830</td>
<td>Bandwidth Engine 3 RMW</td>
<td>FCBGA 27x27</td>
<td>16</td>
<td>✓ ✓ ✓ ✓</td>
<td>640</td>
<td>2.7</td>
</tr>
<tr>
<td></td>
<td>RTL</td>
<td>RTL Memory Controller for Bandwidth Engine and Programmable Hyper Speed Engine. Manages memory and the serial interface signals. Presents a QDR like parallel RTL interface to the user.</td>
<td>FPGA RTL Code</td>
<td>576Mb &amp; 1Gb</td>
<td>6.5</td>
<td>✓</td>
<td>✓</td>
</tr>
</tbody>
</table>

**EVALUATION BOARDS & REFERENCE OPTIONS**

**DUAL PORT CAPABILITY**

**Two Dual Port Use Cases**

* Access Half the Memory From Each Port
* 2 Ports Access the Entire Memory Array

---

Information furnished by Peraso Inc., is believed to be accurate and reliable. However, no responsibility is assumed by Peraso for its use, or responsibility for any infringements of patents or other rights of third parties that may result from its use. Specifications are subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Peraso Technologies. Trademarks and registered trademarks are the property of their respective owners.

© 2022 Peraso Inc. All Rights Reserved.