

# MoSys Accelerating Data Movement 5G Enterprise, Cloud





## **MoSys Legal Disclaimer**

This presentation is not meant to be exhaustive and is provided as is, for convenience and information only and is not to be relied upon for any purpose, other than educational. The presentation is intended only to provide the general insights, opinions, and/or internally developed guidelines and procedures of MoSys, Inc. The information in this presentation may need to be adapted to your specific situation or work environment.

TO THE EXTENT INFORMATION IN THIS PRESENTATION IS PROVIDED IN CONNECTION WITH MOSYS PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN MOSYS'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS.

A "Mission Critical Application" is any application in which failure of the MoSys Product could result, directly or indirectly, in personal injury or death.

SHOULD YOU PURCHASE OR USE MOSYS'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD MOSYS AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS, COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT MOSYS OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE MOSYS PRODUCT OR ANY OF ITS PARTS.

MoSys assumes no liability and disclaims any express or implied warranty regarding the information in the presentation, including any liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. MoSys expressly disclaims any liability that you, or a third party might suffer due to your failure to heed the warning in this disclaimer.

MoSys makes no representation or warranties regarding this presentation's accuracy or completeness and accepts no duty to update this presentation based on more current information. MoSys retains the right to make changes at any time, without notice.

MoSys may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Any third parties referenced in this presentation are provided for information only. MOSYS DOES NOT ENDORSE ANY SPECIFIC PRODUCT OR ENTITY MENTIONED IN THIS PRESENTATION.

MoSys and the MoSys logo are trademarks of MoSys, Inc. in the U.S. and other countries. Other names and brands are the property of their respective owners.

Copyright © 2021, MoSys, Inc. All rights reserved.



## Accelerator Engines & Linespeed Product Lines





#### We have created new ways to manage traffic flows at lower latencies

- Proven family of FPGA accelerator engine ICs
- New Virtual Accelerator Engine IP to classify packets at line rate
- New performance levels 100s of gigabits per second
  - Can handle the millions of rules required to manage so many devices
  - Can manage the millions of routes required to route virtual flows
  - Can easily add security through millions of complex Access Control Lists
- All done in parallel, which greatly reduces latency
- Solution based on proven Intel® FPGAs Easy plug-in solution



- Ultra High-Speed Search Engine IP for FPGA
  - Includes advanced TCAM-like compiler (Ternary Content-Addressable Memory)
  - Optimized for Intel® Agilex<sup>™</sup> FPGAs and Intel® Stratix® 10 FPGAs
- TCAM-like functions supports n-tuple Access Control Lists (ACLs) and Longest Prefix Match (LPM)
- Up to multigigabit TCAM equivalence with millions of rules very wide TCAMs
- Supports a wide range of Internal SRAM and external high-speed memories
- Based on MoSys Graph Memory Engine
- Very fast rule updates atomic no need to stop traffic



## **MoSys Memory & Accelerator Chip Family Overview**



Adds high performance memory to FPGA for even more rule capacity



## **MoSys Broad Family of Memories & Accelerators**





## Blazar & Quazar – Three Typical Silicon Use Cases

1) Blazar Adds Stats & Metering – Up to 32 x 100G

#### **Delivers Highest Performance**

- Highest Efficiency Interface Protocol
- Up to 480 Gbps I/O bandwidth
- 32 concurrent memory ops
- Stats include aging activity bits
- Highest Look-Up Performance
- > up to 5+ billion reads per second



#### 2) Blazar & Quazar Buffer - Up to 400G Full Duplex





- Table Lookup Up to 5B Read/s





- Q1) Do you have high bandwidth FPGA applications (80Gbps or above aggregate line rates)?
  - I design 80Gbps or above aggregate line rate boards
  - $\,\circ\,$  I am considering using TCAMs
  - My application includes Packet Header Inspection, Payload inspection, Look Up Tables
  - My application may need small (5-10ms) ingress or egress smoothing buffers

## Accelerator Engine Performance Based on Architecture



MoSys



## MSR 622/820/630/830 Single Chip Buffering: Full Duplex Data Throughput

- Effective throughput of payload; 72b per word
  - BL# = Burst length; linear burst of 2, 4 or 8 words
- Full duplex: balanced read and write

Throughput (Gbps)		Speed Grade											
		622-10	622-12	630-15	630-25								
Width	Burst	10.3125G	12.5G	15G	25G								
	BL8	132.0	160.0	192.0	320								
16 Iane	BL4	118.8	144.0	172.8	288								
	BL2	99.0	120.0	144.0	240								
	BL8	66.0	80.0	96.0	160								
8 Iane	BL4	59.4	72.0	86.4	144								
	BL2	49.5	60.0	72.0	120								
	BL8	33.0	40.0	48.0	80								
4 lane	BL4	29.7	36.0	43.2	72								
	BL2	24.8	30.0	36.0	60								

Sigma Quad IVe BL4 is:

93 Gbps Full Duplex (192 Gbps I/O throughput) 8 x 16Mb single ported banks ~4.5W (device + I/O) QDR IV XP is:

76.5 Gbps Full Duplex (153 Gbps I/O throughput) 8 x 16Mb single ported banks ~7W (device + I/O) RLDRAM 3:

33 Gbps Full Duplex (76.8 Gbps I/O throughput) 8 x 16Mb single ported banks ~3.5W (device + I/O)



## **Pipelining With BE3 As A Dual Port**





## Memory Architecture is Critical Increase Performance AND Save Space/Cost

#### Parallel vs Serial



- Random data access is equivalent (tRC 2.7-3.2 ns)
- · For certain applications, much faster



## 3<sup>rd</sup> Gen Memory Architecture 16 Dual Counter ALUs → 5B RMW Ops/s





## Programmable HyperSpeed Engine (PHE) Architecture

#### Physical

- 16 x 10 to 30Gbps PHY
- SerDes Standard GigaChip Interface (GCI) Protocol
- 8 Scheduling Domains
- Integrated 1Gb Fast Memory

#### Threaded Processor Engines

- 32 cores (8 clusters of 4 PE)
- Up to 1.5GHz
- 8 threads per PE
- Search-optimized ISA

#### Internal Performance

- 5B Rd/s + 5B Wr/s
- 3ns tRC
- Access up to 144 bits/cycle

#### \* 676 FCBGA 27x27mm, 1mm





## **Instruction Set Overview**

#### ALU/Logical on 72b

 add, sub, adc, sbb, s1add, s2add, s3add, s3sub, and, or, xor, andn, sar, slr, sll, minu, maxu, mult

#### Bit field of variable len @ variable

#### pos

- Extract, deposit, chomp
- Can be across register boundaries
- Optional auto incr of pos

#### Special Functions

- Find first zero, find first one
- Population count
- Swap bits in bytes and bytes in words
- 144b HASH to 72b (non-crypto)
- Compute CRC32
- Mult-way compare with 4, 6, 9 & 12 inputs

#### Test & Branch

- tsteq, tstgt, tstnle, tstlt, tstnge, tstgtu, tstnleu, tstltu, tstngeu, tstbs, tstne, tstle, tstngt, tstge, tstnlt, tstleu, tstngtu, tstgeu, tstnltu, or tstbc
- Jmp, jeq, jgt, jnle, jlt, jnge, jgtu, jnleu, jltu, jngeu, jbs, jne, jle, jngt, jge, jnlt, jleu, jngtu, jgeu, jnltu, or jbc
- Multiway branch 2, 3 & 4

#### Loads & Stores

- Local Dmem:
  - 8, 16, 32, 64 & 72b
  - Reg + offset, w/auto incr reg
- Partition:
  - Burst reads, load balanced reads and broadcast
  - 64, 72, 128, 135, 144b
  - Reg + reg or reg + offset, w/auto incr reg

#### Atomic Operations

- Local:
  - 8, 16, 32 & 64b
  - adda, suba, anda, xora, andna, xchga, cmpxchga
- Partition:
  - 16, 32, & 64b
  - Add(s), sub(s), xor, rd/set, tst/set, cmp/set, avg, tm, age

#### **Program Control**

- Hlt, Brk & nop
- Add/mov & halt (tread)
- Yield

#### Special registers

- GPR indirect specification
- Auto increment
- Command, memory, result, result len
- Time stamp, random, zero, all ones, thread id, wake up, sink

\*\*

•



- Bandwidth Engine 2 and 3 in full production
- Over 200K shipped, no field failures
- Qualified as Enterprise Grade and ships to some of the largest networking and security companies in the world
- Replaces between 4 and 8 QDR devices
- Price savings
- Board design time savings
- Proven interop with Intel and Xilinx FPGA devices
- Eval boards available
- MoSys supports custom controller development for customers
- Available in Commercial and Extended temp
  - 0C to 85C
  - 0C to 100C
- Bandwidth Engine 3 is available in Industrial Temp
  - -40 to 85C



#### Q2) Are you working on a 5G design ?

- $\circ$  Yes in the next 6 months using a custom design
- $\,\circ\,$  Yes in the next 6 months designing to a Service Provider spec
- $\,\circ\,$  Yes in the next 12 months using a custom design
- $\,\circ\,$  Yes in the next 12 months designing to a Service Provider spec
- $\,\circ\,$  No not working on a 5G specific solution



## MoSys Stellar Packet Classification Platform Overview – Non-NDA

John Bromhead VP of Bus Dev jbromhead@mosys.com +1-858-642-2501

MoSys, Inc. 2021. Confidential



- Ultra High-Speed Search Engine IP for ASIC/FPGA plus advanced TCAM-like compiler
- **TCAM-like functions** supports n-tuple ACLs & LPM
- Can be optimized to work with a wide range of High-Speed Memories
  - ASIC SRAM, FPGA M20K, eSRAM, BRAM, URAM, DDR4, HBM and/or other external memory
- Graph Memory Engine Allows easy mapping of complex rules
- Very fast updates can be dynamically updated on the fly incremental or full updates
- Flexible ASIC/FPGA only or ASIC/FPGA plus external memory i.e. MoSys memory or HBM
- Performance
  - Up to multigigabit TCAM equivalence with millions of rules
    - can greatly extend internal Switch and SmartNIC TCAM functions
  - Hundreds of Millions searches per second
  - Hundred of Gigabits per second

20



#### We have created new ways to manage traffic flows at lower latencies

- Proven family of FPGA accelerator engine ICs
- New Virtual Accelerator Engine IP to classify packets at line rate
- New performance levels 100s of gigabits per second
  - Can handle the millions of rules required to manage so many devices
  - Can manage the millions of routes required to route virtual flows
  - Can easily add security through millions of complex Access Control Lists
- All done in parallel, which greatly reduces latency
- Solution based on proven Intel® FPGAs Easy plug-in solution



## 5G Core & Edge Use Cases – UPF Locations

- UPF appears in 2 places \* Endpoints 1) Core Network 2) At the Edge inside a MEC (Multi-Access Edge Controller) \* Often based largely on SmartNIC or SmartSwitch as software only cannot handle required performance \*\* Control info comes for SMF using Packet  $\bigcirc$ Forwarding Control Protocol (PFCP)
  - SMF acts as a sort of SDN Controller
  - UPF can contain <u>millions</u> of rules
    - Non learned
    - All come from SMF



Two main locations for UPF – Core and MEC (Edge)

Simplified diagram (not all connections shown)



## Packet Processing Architecture MoSys Stellar IP





# **MoSys Stellar – IP Product Lines**



- Performance is scalable to meet your rule and lookups/sec requirements
- Multiple Graph Memory Engines (GME) can be combined for other configurations
- Parameterizable to optimize for bandwidth, lookup rates, number of rules or logic/memory usage

Licensing Model – One time license plus per use royalty, annual maintenance

\*up to 3X with ASIC at 900 MHz

Subject to change



- Q3) In your 5G application do you need Packet Classification IP for your FPGA?
  - I would prefer to use FPGA RTL IP and on chip SRAM and/or external DRAM to do Packet Classification and Search vs. external TCAMs
  - I will implement Exact Match, LPM and/or ACLs
  - $\,\circ\,$  I need to use HBM already so Packet Classification IP that can leverage this would be valuable
  - $\circ$  I will implement Security functions like Firewalls, Anti-DDoS



MoSys Packet Classification Platform can run on variety of Graph Memory Engines (GME) Available as Software, FPFA/ASIC RTL or Firmware for PHE

#### Scalable across many platforms

- From "C" → ASIC/FPGA IP core + Internal SRAM and optional DDR/HBM/MoSys BE2/BE3/PHE memories → RISC cores
- Same high-level software interface across all platforms
- Memory allocation is transparent to SW eases porting





# **MoSys Graph Memory Engine (GME)**

GME uses graph to inspect packet header



# **MoSys Multi-Field Multi Match Example**





Can have multiple rules that match Stellar IP sorts out which is the best match based on rule priority



## **Thank You**

Gus Lignos V.P. Sales glignos@mosys.com Mark Baumann Dir of Applications mbaumann@mosys.com

MoSys, Inc. 2021. Confidential



# Backup – LineSpeed PHY ICs & Accelerator Engine IC part offering guide



MoSys, Inc. 2021. Confidential



## LineSpeed<sup>™</sup> 100G PHY IC Family

Flexible Line Card & Module Solutions



#### **Applications**

- Extending Reach of High-Speed Serial Links
  - Retimers with up to 20 lanes at 28Gb/s
- QSFP28-based Optical Interfaces
  - 100G (4x25G) Retimer w/ and w/o RS-FEC
  - 100G Gearbox w/ and w/o RS-FEC
- Bringing High-Speed Links to low-cost FPGAs
  - Mux/Demux of low-speed I/Os into high-speed I/Os
- Breakout of 100G ports to 10 x 10Gb Ethernet
  - Multi-Link Gearbox (MLG), including SyncE support
- High-Availability Systems with Redundant Links

#### Key Features

- Family of Retimer, Gearbox, & Mux/Demux ICs
- Compliant to IEEE, ITU, and OIF standards
- 100G RS-FEC encoder/decoder (optional)
- Redundant Link Mode for Protection Switching
- Independent baud rates per lane
- Strong, self-adapting receive equalizers
- Built-in PRBS generation and checking
- Multiple packages for line cards and modules
- Priced at less than \$50 in volume

Product Description						Functions									ed Rates
			TX/RX					10x10G	4x25G	Clause 91	Mux/	Redundant	15-20dB		
	Part Number	Description	Lanes	Package	Gearbox	MLG	Retimer	Retimer	Retimer	RSFEC	Demux	Link Mode	w/o FEC	10-14G	25-28G
	1									1	1		· · · ·		
s	MSH221SF	100G Octal Retimer w/ FEC	8	12x12mm			✓		✓	✓			$\checkmark$	✓	✓
ner	MSH222S	100G Full Duplex Retimer	8	13x13mm			✓		✓				✓	✓	✓
Retir	MSH222SF	100G Full Duplex Retimer w/ FEC	8	13x13mm			✓		✓	✓			✓	✓	✓
_	MSH225S	10 Lane Full Duplex Retimer	20	17x17mm			✓	✓					✓	✓	✓
	-														
J	MSH320S	100G Gearbox	20	17x17mm	✓			✓					$\checkmark$	✓	✓
rb0	MSH320SF	100G Gearbox w/ FEC	20	17x17mm	✓			✓		✓			✓	✓	✓
Gea	MSH321S	100G MLG Gearbox	14	12x12mm	✓	✓			✓				✓	✓	✓
	MSH322S	100G MLG Gearbox	14	17x17mm	✓	✓			✓				$\checkmark$	✓	✓
ň	MSH420S	10:5 Mux/Demux	20	17x17mm							✓	✓	✓	~	✓
Σ	MSH422S	4:2 Mux/Demux	8	13x13mm							✓	✓	✓	✓	✓



## **Accelerator Engine Devices**

In-Memory		Description	Package	Interface							mory	Access Rate	In-Memory Functions		
	Part		Pkg Size	Lane S Rate per Lane Gb/s				BW MAX.	tRC	Size	Billion		BURST for	RMW / ALU for	
	Number		mm	Tx/Rx	10.3	12.5	15.6	25	Gb	ns	Gb	Transactions per second	R/W	Data Movement	Compute and Decision
0PR4	MSP220	QPR4 (Quad Partition Rate) 0.5 Gb	FCBGA 19X19	16	~	~			120	3.2	O.5	2.5	$\checkmark$		
8 A d O	MSP230	QPR8 (Quad Partition Rate) 1Gb	FCBGA 27X27	16			~	~	240	3.2	1	4	$\checkmark$		
BURST	MSR622	Bandwidth Engine 2 Burst Serial 0.5Gb High Access Memory	FCBGA 19x19	16	✓	~			320	3.2	0.5	3.3	$\checkmark$	~	
	MSR630	Bandwidth Engine 3 Burst Serial 1Gb High Access Memory	FCBGA 27x27	16		~	~	~	640	2.7	1	6.5	$\checkmark$	~	
RMW	MSR820	Bandwidth Engine 2 RMW Serial 0.5Gb High Access Memory with ALU for RMW functions	FCBGA 19x19	16	~	~			320	3.2	0.5	3.3	$\checkmark$	~	~
	MSR830	Bandwidth Engine 3 RMW Serial 1Gb High Access Memory with ALU for RMW functions	FCBGA 27x27	16		~	~	~	640	2.7	1	6.5	$\checkmark$	1	~
Prodram	MSPS30	Programmable HyperSpeed Engine Serial Interface, 1Gb Memory, 32 RISC Processor cores for custom algorithms, compute, functions	FCBGA 27x27	16		✓	~	~	717	2.7	1	24 Internal	✓	~	~
RTI	RTL-AE	RTL Memory Controller for Bandwidth Engine and QPR (Quad Partition Rate) Memories	FPGA RTL Code		✓	~	~	~			576Mb & 1Gb	6.5	√	~	~
	BW MAX. = Aggregate of all SerDes lane at the highest serial interface speed														



## **Thank You**



MoSys, Inc. 2021. Confidential